

07.24.00

A



PATENT

Docket No JCLA5249

Date: 7-21-2000

Page 1

**ASSISTANT COMMISSIONER FOR PATENTS**  
**WASHINGTON, D.C. 20231**  
**ATTENTION: APPLICATION BRANCH**

Sir:


Transmitted herewith for filing is the patent application of  
 Inventor: Hsiang-Chou Huang ; Jiin Lai ; Nai-Shung Chang  
 For: INTEGRATED TESTING METHOD FOR CONCURRENT TESTING OF A NUMBER  
 OF COMPUTER COMPONENTS THROUGH SOFTWARE SIMULATION

Enclosed are:

- (×) Specification 12 pages.
- (×) 2 Sheets of drawings
- (×) Recordation Form Cover sheet with 2 pages assignment.
- (×) A certified copy of Taiwan Patent Application No. 88119552 dated Nov. 9, 1999.
- (×) **SIGNED** declaration and power of attorney.
- (×) Return Prepaid postcard.

CLAIMS AS FILED						
FOR	NUMBER		NUMBER		RATE	FEE
	FILED		EXTRA			
Basic Fee					\$690	\$ 690
Total Claims	6	— 20	= 0	×	\$0	\$ 0
Independent Claims	1	— 3	= 0	×	\$0	\$0
If application contains any multiple dependent claim (s), then add					\$260	\$ 0
TOTAL FILING FEE						\$ 690

- (×) A check in the amount of \$690 cover the filing fee is enclosed.
- (×) A check in the amount of \$40 to cover the assignment recording fee.
- (×) A duplicate copy of this sheet is enclosed.

  
 Jiawei Huang

Registration No. 43,330

09621750, 0722100

**J.C. PATENTS, INC.**  
1340 REYNOLDS AVE., SUITE 114  
IRVINE, CALIFORNIA 92614  
(949)660-0761  
FAX(949) 660-0809



Assistant Commissioner for Patents  
Washington, D.C. 20231


**CERTIFICATE OF MAILING BY "EXPRESS MAIL"**

**Docket No.** : JCLA 5249  
**Applicant(s)** : Hsiang-Chou Huang ; Jiin Lai ; Nai-Shung Chang  
**For** : INTEGRATED TESTING METHOD FOR  
CONCURRENT TESTING OF A NUMBER  
OF COMPUTER COMPONENTS  
THROUGH SOFTWARE SIMULATION  
**"Express Mail"**  
**Mailing Label No.** : EL 603388957US  
**Date of Deposit** : July 21, 2000

I hereby certify that the accompanying

Transmittal in Duplicate; Specification 12 pages, 2 sheets of drawings; **SIGNED**  
Declaration and Power of Attorney 2 pages; Recordation Form Cover Sheet and  
Assignment 3 pages; Certified copy of Taiwanese Application No. 88119552 ; Checks  
for Filing Fee(s); Return Prepaid Postcard

are being deposited with the United States Postal Service "Express Mail Post Office to  
Addressee" service under 37 CFR 1.10 on the date indicated above and are addressed to the  
Assistant Commissioner for Patents, Washington, D.C. 20231.

  
Jiawei Huang

007220" 09/621750

INTEGRATED TESTING METHOD FOR CONCURRENT TESTING  
OF A NUMBER OF COMPUTER COMPONENTS  
THROUGH SOFTWARE SIMULATION

5

CROSS-REFERENCE TO RELATED APPLICATION

This application claims the priority benefit of Taiwan application serial no. 88119552, filed November 9, 1999.

10

BACKGROUND OF THE INVENTION

1. Field of the Invention:

This invention relates to computer system testing technology, and more particularly, to an integrated testing method which is capable of performing a test procedure on a number of computer components, which test procedure is performed concurrently in a multitasking manner through software simulation.

15

2. Description of Related Art:

A computer system is typically included with various kinds of components, such as IDE (Integrated Device Electronics) compliant components, USB (Universal Serial Bus) compliant components, PCI/ISA (Peripheral Component Interconnect, Industry Standard Architecture) compliant components, to name just a few. Before shipment, these components have to undergo a test procedure to check the operability thereof. Conventionally, each component is tested by a specifically designed test procedure. In other

20

words, an IDE-compliant component is tested through a test procedure specifically designed to test the IDE-compliant component, while an USB-compliant component is tested through another test procedure specifically designed to test the USB-compliant component.

5 By a software-simulated test procedure, for example on an IDE-compliant component, a test pattern is generated by a PCI master unit or slave unit, and which is then transferred via a PCI/ISA control unit to the IDE-compliant component to test its responses to the test pattern. This test procedure, however, is inapplicable to testing a USB-compliant component, and the USB-compliant component should be tested by  
10 another test procedure specifically designed therefor.

In practice, however, the various components are mounted together on a motherboard and operated in an interrelated manner to share or compete for the resources on the motherboard. Separate test procedures for these components are less likely to discover those problems that will arise from the conflicts between these components. If these conflicts are unresolved in the testing, they might cause the computer system to crash during  
15 real operations.

One solution to the foregoing problem is a hardware-based test procedure, in which all the various components, after tape-out, are mounted on a single test board to undergo a test procedure that simulates the real operations of these components. This  
20 hardware-based test procedure allows the test engineers to discover and resolve possible conflicts between these components.

One drawback to the forgoing hardware-based test procedure, however, is that it is quite costly to implement. This is because the hardware-based test procedure requires

repeated adjustments in parameter settings and repeated replacements of hardware devices, which makes the procedure quite laborious and time-consuming to carry out.

Still another drawback to the hardware-based test procedure is that it can be carried out only after the tape-out of the components. If a component is judged to be defective, it will be discarded and then redesigned. This practice, however, makes the overall manufacture quite cost-ineffective. The hardware-based test procedure is therefore highly undesirable.

In summary, the prior art has the following drawbacks.

First, the testing of each of the various components through a specifically designed test procedure is less likely to discover those problems that will arise from the conflicts between these components when they operate together. If these conflicts are not resolved by the testing, they might cause the computer system to crash during real operations. Second, the hardware-based test procedure is quite laborious and time-consuming to carry out, and is therefore quite costly to implement.

## SUMMARY OF THE INVENTION

It is therefore the primary objective of this invention to provide an integrated testing method, which is capable of concurrently performing a test procedure on a number of components, which test procedure is performed in a multitasking manner through software simulation.

It is another objective of this invention to provide an integrated testing method which can be performed before the tape-out of the components so that the overall manufacture process can be made more cost-effective than the prior art.

In accordance with the foregoing and other objectives, the invention proposes an integrated testing method for performing a test procedure on a number of components concurrently in a multitasking manner through software simulation.

The integrated testing method of the invention includes the following steps:

5 specifying a total number of simulated operations for the testing of the components under test; specifying a FIFO buffer size for the components under test; generating a command sequence including a number of commands based on a first specified random number range, with each command being used to simulate a certain task; generating a start time of operation based on a second specified random number range; concurrently activating all

10 the components under test to operate in response to each command from the command sequence; and in the event that at least two of the components under test are competing for the same resource, activating an arbiter to perform arbitration for these competing components.

The components under test include, for example, a DMA (Direct Memory Access)

15 component, an SIO (Super Input/Output) component, an ISA (Industry Standard Architecture) component, an AC (Audio Codec) component, a USB (Universal Serial Bus) component, an IDE (Integrated Device Electronics) component, an AGP (Accelerated Graphic Port) component, a PCI (Peripheral Component Interconnect) component, and a CPU (Central Processing Unit). The arbiter can be either a South Bridge chipset or a

20 North Bridge chipset.

The integrated testing method of the invention allows the test procedure to be performed concurrently in a multitasking manner on all the components through software simulation, which is more efficient than the prior art. Moreover, the invention allows the

test procedure to be less laborious and time-consuming, and is therefore more cost-effective to implement than the prior art.

## BRIEF DESCRIPTION OF DRAWINGS

5           The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:

FIG. 1 is a schematic diagram of a first preferred embodiment of the integrated testing method of the invention based on a South Bridge chipset;

10           FIG. 2 is a schematic diagram of a second preferred embodiment of the integrated testing method of the invention based on a North Bridge chipset; and

FIG. 3 is a flow chart showing the procedural steps performed by the integrated testing method of the invention to perform a test procedure on a number of components.

## 15           DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

### First Preferred Embodiment

FIG. 1 is a schematic diagram of a first preferred embodiment of the integrated testing method of the invention. As shown, this integrated testing method is based on a South Bridge chipset 10 for the testing of a number of computer components including a DMA (Direct Access Memory) component 12, an SIO (Super Input/Output) component 14, an ISA (Industry Standard Architecture) component 16, an AC (Audio Codec) component 18, a USB (Universal Serial Bus) component 20, an IDE (Integrated Device Electronics) component 22, and a PCI (Peripheral Component Interconnect) component 26. A

20

PCI bus 24 is interconnected between the South Bridge chipset 10 and the PCI component 26. Beside the PCI component 26, all the other components, i.e., the DMA component 12, the SIO component 14, the ISA component 16, the AC component 18, the USB component 20, and the IDE component 22, can also request use of the PCI bus 24 for data transfer.

FIG. 3 is a flow chart showing the procedural steps performed by the integrated testing method of the invention for performing a test procedure on a number of computer components concurrently in a multitasking manner through software simulation. In FIG. 3, the components under test are labeled with #1, #2, ..., #  $n$ , where  $n$  is the total number of the components under test. In the case of FIG. 1, these components #1, #2, ..., #  $n$  are the DMA component 12, the SIO component 14, the ISA component 16, the AC component 18, the USB component 20, the IDE component 22, and the PCI component 26. The South Bridge chipset 10 serves as an arbiter for the DMA component 12, the SIO component 14, the ISA component 16, the AC component 18, the USB component 20, and the IDE component 22 when these components want to use the PCI bus 24.

Referring to FIG. 3, in the first step S100, an initialization procedure is performed to specify four sets of parameters: (1) total number of simulated operations (which is a fixed value); (2) FIFO buffer size (which is a fixed value); (3) command sequence (which includes a randomly-generated sequence of commands that will be used to test the responses of the components under test); and (4) start time of operation (which is also randomly generated). The total number of simulated operations and the FIFO buffer size are fixed values which will be fixed throughout the testing. The command sequence and the start time of operation are randomly generated from a preset range of random numbers.



It is a characteristic feature of the invention that the testing is performed concurrently on all the components under test in a multitasking manner. Since these components #1, #2, ..., #n are tested through the same test procedure, the following description of the test procedure is directed only to the #1 component. In step S104, the #1 component is set  
5 in an idle state. In the next step S108, a timer (not shown) is activated to count time, which activates the #1 component at the start time of operation for the #1 component which is randomly generated in step S100.

In the next step S114, the #1 component issues one command from the randomly generated command sequence. In the next step S118, it is checked whether the command  
10 sequence is empty is determined. If YES, the procedure is ended; if NO, the procedure goes to step S124.

In step S124, the #1 component is activated to function in response to the command issued in the foregoing step S114. In the case of FIG. 1, for example, the command may request that the #1 component use the PCI bus 24 for data transfer. After this, the  
15 procedure goes to step S160.

In step S160, whether any one of the other components is also competing for the access to the same resource is determined. In the case of FIG. 1, for example, some or all of the DMA component 12, the SIO component 14, the ISA component 16, the AC component 18, the USB component 20, and the IDE component 22 may request use of the PCI  
20 bus 24, at the same time. However, since the PCI bus 24 can be used by only one component at a time, the South Bridge chipset 10 is used to perform the arbitration between the requests from these components.

It is a characteristic feature of the invention that it allows all the components under test to undergo the test procedure concurrently in a multitasking manner. Due to this concurrent multitasking operation, the condition of these components competing for the same resource can be simulated during the test procedure, which is incapable of being achieved by the prior art.

After step S160 is completed, the procedure goes to step S128, in which the #1 component is put into an idle state. The test procedure is then repeated again from step S104 until all the commands in the command sequence have been issued.

It is to be noted that the completion of the testing for the #1 component is not the completion of the overall test procedure on all the components under test. The overall test procedure is completed until all the components under test have been tested. It is also to be noted that the number of the components under test is unlimited, i.e.,  $n$  can be equal to or greater than 2.

Each of the components under test undergoes the same test procedure comprising steps S104, S108, S114, S124, S160, and S128 as described above. Different components may need different periods of time to complete the test procedure and have different command sequence lengths and command forms.

#### Second Preferred Embodiment

FIG. 2 is a schematic diagram of a second preferred embodiment of the integrated testing method of the invention, which is based on a North Bridge chipset 50 for the testing of a number of computer components including a CPU (Central Processing Unit) 52 and an AGP (Accelerated Graphic Port) component 54. Moreover, a memory unit 56 is connected to the North Bridge chipset 50, and a PCI bus 24 is interconnected between the

North Bridge chipset 50 and the PCI component 26. During operation, the CPU 52 and the AGP component 54 may compete for access to the memory unit 56 or the PCI bus 24.

In the case of FIG. 2, for example, the components under test are the CPU 52, the AGP component 54, and the PCI component 26 (i.e., the components #1, #2, ..., #*n* depicted in FIG. 3). During testing, these components each undergo the same test procedure depicted in FIG. 3, so description thereof will not be further detailed.

During operation, the CPU 52 and the AGP component 54 may compete for the access to the PCI bus 24 or the memory unit 56. In this embodiment, the arbitration for this condition is performed by the North Bridge chipset 50.

## Conclusion

In conclusion, the integrated testing method of the invention has the following advantages over the prior art. First, the invention allows the test procedure to be performed concurrently in a multitasking manner on all the components through software simulation, which is more efficient than the prior art. Moreover, the invention allows the test procedure to be less laborious and time-consuming, and is therefore more cost-effective to implement than the prior art.

The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

## CLAIMS

What is claimed is:

1. An integrated testing method capable of performing a test procedure concurrently in a multitasking manner on a number of computer components through software simulation, the integrated testing method comprising the steps of:

specifying a total number of simulated operations for testing the components;

specifying a FIFO buffer size for the components;

generating a command sequence including a number of commands based on a first specified random number range, with each command being used to simulate a certain task;

generating a start time of operation based on a second specified random number range;

concurrently activating all the components under test to operate in response to each command from the command sequence; and

in the event that at least two of the components under test are competing for access to a certain resource, activating an arbiter to perform arbitration for these competing components.

2. The integrated testing method of claim 1, wherein the resource is a PCI bus.

3. The integrated testing method of claim 1, wherein the resource is a memory unit.

4. The integrated testing method of claim 1, wherein the components under test include a DMA component, a SIO component, an ISA component, an AC component, an USB component, an IDE component, an AGP component, a PCI component, and a CPU.

5. The integrated testing method of claim 1, wherein the arbiter is a South Bridge chipset.

6. The integrated testing method of claim 1, wherein the arbiter is a North Bridge chipset.

5

\* \* \* \* \*

09:21:50.072400

## ABSTRACT OF THE DISCLOSURE

An integrated testing method is proposed to perform a test procedure on a number of computer components, concurrently, in a multitasking manner through software simulation. In this method, an initialization procedure is first performed to specify the total number of simulated operations, the FIFO buffer size, the command sequence, and the start time of operation. It is a characteristic feature of this integrated testing method that the test procedure is performed concurrently in a multitasking manner on all the components under test to operate in response to each command from the command sequence. In the event that two or more of the components under test are competing for the same resource, an arbiter is activated to perform arbitration for these competing components.

\* \* \* \* \*




FIG. 1




FIG. 2




FIG. 3



## COMBINED DECLARATION AND POWER OF ATTORNEY

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name and that I believe I am an original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

### INTEGRATED TESTING METHOD FOR CONCURRENT TESTING OF A NUMBER OF COMPUTER COMPONENTS THROUGH SOFTWARE SIMULATION

the specification of which

X is attached hereto.

\_\_\_\_\_ was filed on \_\_\_\_\_

as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Number	Country	Date Filed(yyyy/mm/dd)	Yes	No
88119552	Taiwan, R.O.C.	1999/11/9	X	

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

**Jiawei Huang**

(Reg. No. 43,330)

**Charles C.H. Wu**

(Reg. No. 39,081)

**Maria Erlinda C. Sarno**

(Reg. No. 37,436)

**Chanette Armstrong**

(Reg. No. 44,011)

**Belinda Lee**

(Reg. No. P46,863)

SEND CORRESPONDENCE TO:

DIRECT TELEPHONE CALLS TO:

(Name and telephone number)

J.C. Patents, Inc.

1340 Reynolds Ave., Suite 114,

Irvine, CA 92614

(949) 660-0761

Jiawei Huang

(949) 660-0762

COMBINED DECLARATION AND POWER OF ATTORNEY CONTINUED

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon

Signature: Hsiang-Chou Huang Date July 14, 2000

Sole or First Joint Inventor: Hsiang-Chou Huang

Citizenship: Taiwan, R.O.C.

Residence and Post Office Address 3F, No. 1, Tsang-Hou St., Pan-Chiao, Taiwan, R.O.C.

Signature: Jiin Lai Date July 14, 2000

Second Joint Inventor (if any): Jiin Lai

Citizenship: Taiwan, R.O.C.

Residence and Post Office Address: 4F, No. 19, Lane 69, Hsin-Hai Rd., Sec. 7, Taipei, Taiwan, R.O.C.

Signature: Nai-Shung Chang Date July 14, 2000

Third Joint Inventor (if any): Nai-Shung Chang

Citizenship: Taiwan, R.O.C.

Residence and Post Office Address: 7F, No. 26-6, Alley 14, Lane 10, Sec. III, Show-Lang Rd., Chunggho, Taipei Hsien, Taiwan, R.O.C.

001240 05472360